Theoretical calculations based on optical measurements predict that InN possesses a high electron peak velocity exceeding 2 × 10^8^ cm/s (ref. [@b1]). This value is much higher than those for conventional semiconductor materials such as gallium arsenide, used in high-speed electronics. This nature of InN makes it a promising material for use in high-speed FETs. In fact, it is predicted that an InN-based metal-oxide-semiconductor FET (MOSFET) with a channel length of 100 nm can be theoretically operated at terahertz frequencies[@b2]. Despite these outstanding transport properties, the performance of FETs fabricated with thick InN (\>20 nm) has been discouraging[@b3]. The transistors show poor on/off ratios and lack clear linear-saturation output characteristics. It is believed that the problems with these InN transistors stem from the poor quality of the thick InN films and their interfaces with the surrounding insulators. InN films are typically grown on foreign crystals such as GaN (refs. [@b4] and [@b5]) or AlN (refs. [@b3] and [@b6]), resulting in quite large lattice mismatches, which in turn leads to the formation of a high density of misfit dislocations at the interfaces[@b7]. These dislocations then propagate into the InN films and act as unintentional sources of electron[@b8][@b9], making it difficult to modulate the source-drain current (*I*~DS~) in the FET via gating. Therefore, a new technique that enables the deposition of InN films with higher structural perfection must be developed for successful fabrication of high-performance InN-based FETs. The use of yttria-stabilized zirconia (YSZ) substrates can be a good option for this purpose because there is a very small lattice mismatch (2.7%) between YSZ and InN, which should provide a reduced defect density at the interfaces[@b10][@b11]. The other advantage of using YSZ substrates lies in their insulating nature, which is important for the fabrication of FETs because the use of semiconducting substrates may lead to an increase in the leakage current in the "off" state.

We report a newly developed method for the growth of ultrathin cubic InN(111) films on YSZ(111) substrates and the first demonstration of transistors using high-quality ultrathin cubic InN channel layers. The transistors fabricated with a 2-nm-thick cubic film exhibited an on/off *I*~DS~ ratio of \~5 × 10^6^ and a very low off-current *I*~DS~ of the order of pA. The maximum *I*~DS~ for devices fabricated in this study exceeded 60 mA/mm when flowing through a 5-nm-thick InN layer, and the field-effect mobility was \~58 cm^2^ V^−1^s^−1^.

Results
=======

Prior to film growth, the YSZ(111) substrates were thermally treated at 1000°C in air so that InN films with atomically flat surfaces could grow on them. During annealing, the substrates were capped with a sapphire wafer. This capping step is essential for reproducibly obtaining high-quality InN films on YSZ. [Figures 1a and 1b](#f1){ref-type="fig"} show atomic force microscopy (AFM) images of YSZ(111) substrates before and after the thermal treatment. The annealed surface possesses a clear step-and-terrace structure with a single step height of \~0.6 nm, which roughly corresponds to two monolayers of YSZ(111). The cross-sectional profile of the atomically flat YSZ(111) surface is provided in [Supplementary Fig. S1b](#s1){ref-type="supplementary-material"}. Atomically flat surfaces are critical for epitaxial growth of high-quality InN films and the fabrication of transistors because surface roughness often leads to generation of defects.

InN films were grown at 620°C via pulsed-sputtering deposition in an ultra-high vacuum chamber with a background pressure of \~2 × 10^−10^ Torr (refs. [@b11] and [@b12]). An In metal target and purified nitrogen gas (99.9999% purity) were used as the sources for InN growth. The InN film thickness was controlled by varying the pulse number during sputtering. The average deposition rate of the film precursors was adjusted so that growth of an InN monolayer was completed in 2.7 s. The growth temperature is from a thermo-couple that locates near the substrate, which indicates that the actual temperature of the growing surface is slightly lower than that value. The epitaxial InN films formed on the YSZ(111) substrates are continuous and without cracks or pits on the surface ([Fig. 1c](#f1){ref-type="fig"}). The root mean square value of the surface roughness for the films was as low as 0.18 nm, which is smooth enough to fabricate an abrupt interface with, for example, a gate oxide insulator used in the fabrication of FETs.

[Figure 2a](#f2){ref-type="fig"} shows a cross-sectional transmission electron microscopic (TEM) image of ultrathin (2 nm) InN grown on a YSZ(111) substrate. Because the sample is part of FET, an amorphous HfO~2~ gate insulator is deposited on top of the InN film. It is well known that the stacking sequences of hexagonal (wurtzite) InN along the \<0001\> direction and cubic (zincblende) InN along the \<111\> direction are ..*ABABAB*.. and ..*ABCABC*.., respectively, where *A*, *B*, and *C* denote In-N layers with different atom positions. Careful interpretation of the TEM image revealed that the stacking sequence of the InN is that of the (111)-oriented cubic (zincblende) structure. In addition, stacking sequence of the cubic InN replicated that of the YSZ substrate. The successful growth of cubic InN is likely because of the stacking sequence of fluorite structure in YSZ, which has a zincblende-like structure. White dots in the YSZ in the figure are Zr(Y) atoms stacked in the sequence ..*ABCABC*.., which is the same as that for cubic InN. [Figures 2b and 2c](#f2){ref-type="fig"} show the Fourier transformed images of the InN and YSZ in [Fig. 2a](#f2){ref-type="fig"}, respectively. The distribution of spots in [Fig. 2b](#f2){ref-type="fig"} is quite similar to that of [Fig. 2c](#f2){ref-type="fig"}, which indicates that the InN crystallized with the cubic structure. All these results support the conclusion that the growth of cubic InN(111) occurred on the cubic YSZ(111) substrates. Considering the successful growth of N-polar InN(000--1) films at 615°C by plasma-assisted molecular beam epitaxy[@b13], we believe that the cubic InN is as stable as N-polar InN, at this moment.

FETs with InN channel thicknesses of 2 and 5 nm were then fabricated. An optical microscopic image and schematic view of a FET are shown in [Fig. 3](#f3){ref-type="fig"}. To fabricate the FETs, 100 μm × 50 μm islands in the ultrarhin InN films on the YSZ(111) substrates were formed using photolithography and inductively coupled plasma reactive ion etching techniques. A 50-nm-thick Au layer was then deposited on each of the InN surfaces and used as source and drain electrodes. A 20-nm-thick HfO~2~ gate insulator was then deposited at 200°C on each FET using atomic layer deposition. The HfO~2~ was in the amorphous phase, which was confirmed by analyzing the TEM images ([Fig. 2a](#f2){ref-type="fig"}). It is well known that the quality of hetero-interfaces between gate insulators and semiconductors is critically important for the fabrication of high-performance FETs. Notably, the HfO~2~/InN interface was found to be abrupt. We have confirmed the formation of an electron accumulation layer at the HfO~2~/InN interface by x-ray photoelectron spectroscopy (see [Supplementary Fig. S2](#s1){ref-type="supplementary-material"}). Finally, a Au film was deposited on the HfO~2~ and used as a gate electrode. The gate length *L*~G~ and width *W*~G~ of the FET varied from 5 to 50 μm.

Discussion
==========

[Figure 4a](#f4){ref-type="fig"} presents the output characteristics of the HfO~2~/2-nm-cubic-InN/YSZ FET. It can be seen that the current through the ultrathin InN can be well controlled by changing *V*~G~, which clearly has linear and saturation regions, indicating that the characteristics of this FET follow the conventional simple MOSFET theory. In addition, the FET operated in the depletion mode, indicating that the ultrathin cubic InN has a conduction channel for electrons even at zero bias. [Figure 4b](#f4){ref-type="fig"} shows the transfer characteristics of the 2-nm-thick device. The on/off current ratio was \~5 × 10^6^. In this sample, the electrons are well depleted by the negative gate bias in the "off" state, and *I*~DS~ decreases to the order of pA. The "off"-state characteristics of this FET are better than SiO~2~/InN/AlN FETs, whose "off" current is at the level of nA (ref. [@b6]), which indicates that high-quality HfO~2~/InN/YSZ interfaces are formed using the newly developed process. With the assumption that the electron density in the ultrathin cubic InN is 2.1 × 10^20^ cm^−3^ (Ref. [@b14]), the sheet electron density of that is 2.2 × 10^13^ cm^−2^. This coincides with the fixed charge density in HfO~2~ (2.2 × 10^13^ cm^−2^ for dielectric constant *ε*~r~ of 16 and thickness of 20 nm) with the gate voltage of −5 V. The field-effect mobility (*μ*~FE~) calculated using the relationship for the linear region (*I*~DS~ = (*μ*~FE~*C*~i~*W*~G~/*L*~G~) (*V*~GS~ − *V*~TH~) *V*~DS~) was 0.17 cm^2^ V^−1^ s^−1^. [Figures 4c and 4d](#f4){ref-type="fig"} show the output and transfer characteristics of the FET, respectively, with a channel thickness of 5 nm. The on/off current ratio of this device is 37, and the current density in "off"-state at *V*~DS~ = 5 V and *V*~G~ = −10 V is 0.70 mA/mm. The drain current is approximately two orders of magnitude larger than that of the 2-nm-thick InN FET, but the on/off ratio is considerably lowered. Maximum values for the *I*~DS~ and *μ*~FE~ in this study are 61 mA/mm and 58 cm^2^ V^−1^ s^−1^, respectively, which are obtained for a FET with channel thickness of 5 nm, *W*~G~ of 20 μm, and *L*~G~ of 50 μm. We have also fabricated a FET with 3-nm-thick InN channel (*W*~G~ of 50 μm, and *L*~G~ of 20 μm), in which "on"-current density is 6.8 mA/mm (*V*~DS~ = 5 V, *V*~G~ = 2 V). When the same voltages of *V*~DS~ and *V*~G~ are applied in the FETs with channel thickness of 2 and 5 nm, the drain current *I*~DS~ is 0.048 and 23 mA/mm, respectively. These values increase nonlinearly with an increase in the channel thickness. For comparison, we have fabricated a 4-nm-thick hexagonal InN FET on semi-insulating GaN substrates. The device characteristics are shown in [Supplementary Fig. S3](#s1){ref-type="supplementary-material"}. The FET shows poor "off"-characteristics, probably due to a defective interface between InN and GaN. This result indicates that the abrupt cubic-InN/YSZ interface is responsible for the good characteristics of the ultrathin-InN-based FETs.

In conclusion, we have successfully fabricated FETs using ultrathin cubic InN channels. The FETs exhibited reasonable output and transfer characteristics that can be well explained by conventional FET theory. FETs fabricated with 2-nm-thick cubic InN exhibited high current on/off ratios of \~5 × 10^6^ and quite low off current densities at the pA level. The use of highly insulating YSZ substrates and the formation of abrupt HfO~2~/InN/YSZ interfaces are responsible for the good off-state characteristics. Maximum values of *I*~DS~ and *μ*~FE~ of the FETs fabricated with 5-nm-thick InN are greater than 60 mA/mm and 50 cm^2^ V^−1^ s^−1^, respectively. These results indicate that the use of ultrathin cubic InN is promising for the fabrication of future high-speed electron devices.
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![AFM surface images of YSZ(111) and ultrathin InN.\
(a) As-received YSZ(111) surface. (b) The surface of YSZ became atomically flat after thermal annealing at 1000°C. Atomic steps appeared on the surface. (c) Epitaxial InN film grown on the atomically flat YSZ(111). The root mean square roughness for the InN surface is 0.18 nm.](srep03951-f1){#f1}

![(a) High-resolution transmission electron microscopy (TEM) image of an amorphous-HfO~2~/cubic-InN/YSZ interface. The expanded TEM image reveals that high-quality cubic InN(111) grows on YSZ(111), and that abrupt HfO~2~/InN and InN/YSZ interfaces are formed. The stacking sequence for YSZ is the same as that for InN. (b) Fourier-transformed image of InN, (c) Fourier-transformed image of YSZ in the TEM image. The symmetries in (b) and (c) are the same, indicating that the symmetry of the cubic YSZ was transferred to the InN film.](srep03951-f2){#f2}

![Optical micrograph and schematic image of a cubic (zincblende) InN-based field-effect transistor.\
Mesa etching of cubic InN epitaxially grown on YSZ substrates was performed using conventional photolithography and dry etching. The cubic InN channel layers were covered with Au (source and drain electrodes) and amorphous HfO~2~ (gate insulator).](srep03951-f3){#f3}

![(a) Output and (b) transfer characteristics of a cubic InN FET with a 2-nm-thick channel. The width and length of the gate are 50 and 20 μm, respectively. The *I*~DS~ on/off ratio at *V*~DS~ = 5 V is \~5 × 10^6^. (c) Output and (d) transfer characteristics of a cubic InN FET with a 5-nm-thick channel. The width and length of the gate are 10 and 50 μm, respectively. The field-effect mobility in the linear region is calculated to be 44 cm^2^ V^−1^ s^−1^.](srep03951-f4){#f4}
